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The goal of this project is to investigate
InAIAs/n+-InGaAs Metal-Insulator Doped channel
Field-Effect Transistors (MIDFETs) on InP. These
devices are of great interest for applications in
long-wavelength lightwave communication
systems and ultra-high frequency high-power
microwave telecommunications.
InAlAs/InGaAs Modulation-Doped Field-Effect
Transistors (MODFETs) on InP have recently
emerged as an optimum choice for a variety of
microwave and photonics applications. This is
because the outstanding transport properties of
InGaAs have yielded devices with very low-noise
and high-frequency characteristics. Unfortunately,
the low breakdown voltage of InAlAs/InGaAs
MODFETs on InP (typically less than 5 V) severely
restricts their use in high-power applications, such
as large-signal microwave amplification and laser
driving. It also forces the use of a separate high
voltage supply to operate the Metal-
Semiconductor- Metal (MSM) photodetectors in
InP photonics receivers.
A device strategy with great potential for power
handling is the InAIAs/n+-InGaAs MIDFET fea-
turing an undoped insulator and a thin, heavily-
doped channel. In this structure, the breakdown
voltage, VB, is large and can be engineered using
pseudomorphic insulators2 and channel quantiza-
tion (shown below). Drain current, ID, can also be
considerably improved with InAs-rich channels. 3
The attainment of high power, however, demands
a large ID x VB product. InAs-rich channel devices
unfortunately suffer from a low breakdown voltage
due to: (1) the reduced channel bandgap, and (2)
1 Fujitsu Laboratories, Atsugi, Japan.
2 S.R. Bahl, W.J. Azzam, and J.A. del Alamo, "Strained-Insulator InxAll_xAs/n+-ln0.53Gao. 47As Heterostructure Field-
Effect Transistors," IEEE Trans. Electron Dev. 38(9): 1986-1992 (1991).
3 S.R. Bahl and J.A. del Alamo, "An Ino.52Alo.48As/n+-lnxGal_xAs Heterostructure Field-Effect Transistor with an
In-Enriched Channel," Proceedings of the Second International Conference on InP and Related Compounds,
Denver, Colorado, April 23-25, 1990, p. 100.
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severe
where
doped
gate leakage at the sidewall of the mesa,
the gate comes in contact with the heavily-
channel. 4
Towards solving this severe problem in this period
of performance, we have studied the effect of
quantizing the InGaAs channel. This has resulted
in a drastically improved breakdown voltage
through a quantum mechanically engineered
enlargement of the effective bandgap of the
channel. We have also solved the isolation
problem through a selective chemical recessing of
the edge of the channel on the mesa sidewall. We
have finally integrated all our understanding devel-
oped over the last three years into a device with a
strained (InAs-rich) channel, strained (AlAs-rich)
insulator, quantized channel, optimized channel
doping, and edge isolated device which has dis-
played unprecedented power and frequency per-
formance. A detailed description of these
experiments is presented in this report.
2.2 Quantum-channel
InAIAs/n -InGaAs MID FETs
In previous work, we have shown that enriching
the InAs mole fraction of In0.53Ga0o. 47As channel
results in MIDFETs with superior transport proper-
ties. However this comes at the cost of a severely
reduced breakdown voltage, Vs, presumably
through the decrease in the energy gap, Eg. 3 A
method of increasing the effective energy gap in
the channel is to introduce energy quantization by
reducing the channel thickness to dimensions
comparable to the electron wavelength (figure 1).
In fact, it has been shown that in
Ino.53Gao.47As/In0.52AI0.48As quantum wells the pho-
toluminescence emission wavelength decreases5
with a reduction in well thickness.
Figure 1. Schematic conduction band diagrams in
equilibrium of InAIAs/n+-InGaAs HFETs for thick and
thin channels, showing the increase in effective energy
gap in the thinner channel.
In this work, we exploit this effect to enhance the
breakdown voltage of
Ino.52Alo.48As/n+-InOO53Gao.47As MIDFETs on InP.
We have doubled Vs by shrinking the Ino.53Gao.47As
channel thickness from 350A to 100A, keeping
other physical parameters constant. The principle
behind our work should allow one to better exploit
the excellent transport properties of InAs-rich
InGaAs and other promising narrow gap semicon-
ductors like InAs 6 and InSb.
A cross section of the device structure is shown in
figure 2. The wafers were grown on SI-InP by
MBE in MIT's Riber 2300 system. In an effort to
keep the channel charge constant, the thickness of
its undoped portion was varied while the thickness
of its heavily doped portion was kept constant at
100 A. Four wafers were subsequently grown with
subchannel thicknesses of 250A, 100A, 50A, and
OA, i.e., total channel thicknesses of 350A, 200A,
150A , and 100A. Devices were fabricated with
nominal gate lengths of 1 ym and widths of 30
4 S.R. Bahl and J.A. del Alamo, "An Ino.52AIo.48As/n -inxGal-xAs Heterostructure Field-Effect Transistor with an
In-Enriched Channel," Proceedings of the Second International Conference on InP and Related Compounds,
Denver, Colorado, April 23-25, 1990, p. 100.
5 D.F. Welch, G.W. Wicks, and L.F. Eastman, "Optical Properties of GalnAs/AllnAs Single Quantum Wells," AppL
Phys. Lett. 43(8): 762-764 (1983); W. Stolz, K. Fujiwara, L. Tapfer, H. Oppolzer, and K. Ploog, "Luminescence of
Ino.53Gao.47As/Ino. 52Alo.48 As Quantum Well Heterostructures Grown by Molecular Beam Epitaxy," Inst. Phys. Conf.
Ser. 74(3): 139-144 (1985).
6 C.C. Eugster, T.P. Broekaert, J.A. del Alamo, and C.G. Fonstad, "An InAIAs/InAs MODFET," IEEE Electron Dev.
Lett. 12(12): 707-709 (1992).
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Figure 2. Cross-section of grown device structures in
quantum-channel experiment.
pm. Fabrication is similar to that used in Bahl,
Azzam, and del Alamo (1991).7
Our baseline device, 200A channel thickness, had
a peak transconductance, gm(peak), of 202 mS/mm
and a maximum drain current, Id(max), of 312
mA/mm. The output conductance, gd, was 5.73
mS/mm, resulting in a voltage gain, Av, of 35.
These are average values over five devices. gm(peak)
and Id(max) were measured at Vds = 4 V, and gd at
Vds = 4 V and V,, = 0 V. The contact and channel
sheet resistances, measured by TLM, are 0.37
C * mm and 625 Q/0, respectively.
The reverse gate breakdown voltage, Vs, was
measured with the source and drain grounded, and
was defined at a reverse gate current of 500 pA,
corresponding to about 5% of the peak drain
current of our baseline device.8 Here we focus on
our main result: the increased breakdown voltage
in devices with thinner channels and the exper-
AuGeNi
Ohmic
Contact
7 S.R. Bahl, W.J. Azzam, and J.A. del Alamo, "Strained-Insulator InxAlj_xAs/n+-Ino. 53Gao. 47As Heterostructure Field-
Effect Transistors," IEEE Trans. Electron Dev. 38(9): 1986-1992 (1991).
8 S.R. Bahl and J.A. del Alamo, "An Ino.52Alo.48As/n+-InxGal_xAs Heterostructure Field-Effect Transistor with an
In-Enriched Channel," Proceedings of the Second International Conference on InP and Related Compounds,
Denver, Colorado, April 23-25, 1990, p. 100.
9 P.C. Chao, A.J. Tessmer, K.-H.G. Duh, P. Ho, M.-Y. Kao, P.M. Smith, J.M. Ballingall, S.-M. Liu, and A.A. Jabra,
"W-band Low-Noise InAIAs/InGaAs Lattice-Matched HEMT's," IEEE Electron Dev. Lett. 11(1): 59-62 (1990);
Y.-C. Pao, C.K. Nishimoto, R. Majidi-Ahy, J. Archer, N.G. Bechtel, and J.S. Harris, Jr., "Characterization of
Surface-Undoped In.s52A 0o.48As/Ino.s3Gao.47As/InP High Electron Mobility Transistors," IEEE Trans. Electron. Dev.
37(10): 2165-2170 (1990).
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Figure 3. Breakdown voltage, VB, for typical HFETs
with channel thicknesses of 100A , 150A, 200A, and
350A.
imental confirmation of the energy quantization
therein.
Figure 3 shows typical reverse gate I-V character-
istics of HFETs as a function of channel thickness.
As shown, VB increases gradually from 9 V at a
channel thickness of 350A to 10.6 V at 200A, 11.9
V at 150A, and to 19.1 V at 100A. Average VB
measurements over several devices are within 1 V
of the typical values shown in figure 3. VB for the
200A channel is also similar to what we have pre-
viously measured in identical devices grown and
processed separately.8 The drastic improvement in
breakdown voltage of our quantized-channel
HFETs is a significant merit for high-power appli-
cations. This is particularly so in this material
system because typical InAIAs/InGaAs MODFET
breakdown voltages are on the order of 5 V.9
In order to verify the bandgap enhancement in the
channel as a result of carrier quantization, we have
carried out photoluminescence (PL) measurements
on unprocessed portions of the device samples at
77 K. The results are shown in figure 4. The
energy of the peak PL intensity increases from
0.83 eV for the 350A channel, to 0.86 for 200A, to
0.88 for 150A, and to 0.92 eV for the 100A
channel. The literature reports a temperature-
independent PL energy shift of about 60 meV over
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Figure 4. Photoluminescence spectra of the device
heterostructures, showing an increase in photolum-
inescence energy with decreasing channel thickness.
the Ino.53Gao.47As bulk value for 100A thick
In0.52AI0.48As/ln 0.53Ga 0.4 7 As quantum wells.10 This
value of 60 meV is also consistent with simple cal-
culations for a finite square well of thickness
100A. Our slightly larger shift of 90 meV in the
100A channel might be due to depletion at the top
and possibly bottom interfaces, causing a reduced
effective well thickness. Additionally, band
bending in the insulator results in an effective
stronger potential than a square well (figure 1).
Both effects will tend to enhance the strength of
carrier quantization over a simple quantum well.
Electron quantization, as schematically shown in
figure 1, also implies a reduction of the effective
_ _
10 D.F. Welch, G.W. Wicks, and L.F. Eastman, "Optical Properties of GalnAs/AllInAs Single Quantum Wells," Appl.
Phys. Lett. 43(8): 762-764 (1983); W. Stolz, K. Fujiwara, L. Tapfer, H. Oppolzer, and K. Ploog, "Luminescence of
In0.53Gao.47As/Ino.52 AI0.48As Quantum Well Heterostructures Grown by Molecular Beam Epitaxy," Inst. Phys. Conf.
Ser. 74(3): 139-144 (1985).
11 S.R. Bahl and J.A. del Alamo, "A Quantized-channel In0o.52AI0.48As/n-Ino.53Ga0. 4 7As HFET with High Breakdown
Voltage," Extended Abstracts of the Materials Research Society 1990 Fall Meeting, Boston, Massachusetts, no.
EA-21, p. 117.
12 A.S. Brown, J.A. Henige, and M.J. Delaney, "Photoluminescence Broadening Mechanisms in High Quality
GalnAs-AllInAs Quantum Well Structures," Appl. Phys. Lett. 52(14): 1142-1143 (1988); T. Sajoto, M. Santos,
J.J. Heremans, M. Shayegan, M. Heiblum, M.V. Weckwerth, and U. Meirav, "Use of Superlattices to Realize
Inverted GaAs/AIGaAs Heterojunctions with Low-temperature Mobility of 2x 106 cm 2/V s," Appl. Phys. Lett.
54(9): 840-842 (1989).
13 T. Sajoto, M. Santos, J.J. Heremans, M. Shayegan, M. Heiblum, M.V. Weckwerth, and U. Meirav, "Use of Super-
lattices to Realize Inverted GaAs/AIGaAs Heterojunctions with Low-temperature Mobility of 2 x 106 cm 2/V s,"
AppL Phys. Lett. 54(9): 840-842 (1989).
14 Y.C. Chen, P. Bhattacharya, and J. Singh, "Strained Layer Epitaxy of InGaAs (on GaAs) by MBE and Migration
Enhanced Epitaxy - Comparison of Growth Modes and Surface Quality," J. Cryst. Growth 111(1 -4): 228-232
(1991).
22 RLE Progress Report Number 134
conduction band discontinuity between channel
and metal gate. This, in return, is expected to
result in enhanced forward gate leakage current.
We have experimentally found this to be the case
at 300 K and 77 K,11 providing us in this manner
with an independent confirmation of the presence
of quantization in the channel.
Unfortunately, we have found that a reduction in
the channel thickness results in the degradation of
transconductance and peak drain current." gm(peak)
decreases from 262 mS/mm to 138 mS/mm, and
Id(max) from 451 mA/mm to 208 mA/mm in going
from a channel thickness of 350A to 100A.
However, the output conductance gd, improves
due to the enhanced channel aspect ratio,
decreasing from 10.8 mS/mm to 1.84 mS/mm.
This results in an enhancement in the voltage gain,
Av, from 24 to 75. The degradation in gmn(peak) and
Id(max) results from an increased source resistance
Rs, a reduced channel sheet charge concentration
ns, and degraded mobility, p. From 350A to 100
A, Rs increases from 1.4 Q * mm to 2.7 0 * mm, ns
drops from 2.38 x 1012 cm - 2 to
1.77 x 1012 cm -2 , and p decreases from
4318 cm 2/V.-s to 3591 cm 2/V-s. ns and p were
measured by the Hall-effect. The acknowledged
poor quality of the reverse InGaAs/InAIAs interface
at the back of the channel can be held responsible
for the mobility reduction.12 As the undoped sub-
channel is thinned down, the reverse interface has
a larger impact on carrier mobility since the
channel electrons travel closer to the reverse
InAIAs/InGaAs interface. There are, however,
techniques that could mitigate this degradation:
superlattice buffers to improve mobility 13 and the
Migration-Enhanced Epitaxy (MEE) growth tech-
nique to reduce interface roughness.14
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Thinning down the subchannel reduces the sheet
carrier concentration, possibly from backside
depletion. A reduced channel doping can also
result in an improvement of breakdown voltage. In
a separate experiment on similar devices (with 200
A channel thickness), we examined the impact of
channel doping on VB. This experiment indicated
that a reduction in sheet charge concentration
from 2.38x 1012 cm - 2 to 1.77 x 1012 cm - 2 should
result in an improvement of VB by 5 V. Our exper-
imental observation of a 10 V improvement in
going from a 350A to 100A channel is evidence
that quantization is instrumental in drastically
enhancing the breakdown characteristics of our
HFETs.
In conclusion, In0.52AI0.48As/n + - In0.53Ga0.47As
HFETs have been fabricated with channel thick-
nesses of 100A, 150A, 200A, and 350A. For
devices with channel thicknesses of 100,A, the
breakdown voltage improved twofold over the 350
A devices. This is postulated to arise partially from
an enlargement of the effective energy gap caused
by energy quantization introduced from electron
confinement, as observed by PL.
2.2.1 Elimination of Mesa-Sidewall
Gate-Leakage Current by Selective
Sidewall Recessing
We have shown in previous work 15 that fabrication
of InAIAs/n+-InGaAs MIDFETs by conventional
mesa isolation results in sidewalls where the
InGaAs channel is exposed and comes in contact
with the gate metallization running up the mesa
(figure 5). The low Schottky barrier height of
metals on InGaAs 16 potentially results in a sidewall
leakage path from the gate to the channel.
Sidewall-leakage in InAIAs/InGaAs HFETs results
in excessive gate-leakage current, 1' reduced break-
down voltage,1' and increased sidegating.17 In
HFETs, sidewall-leakage was also found, by the
present authors, to worsen with high doping, an
increased channel thickness, and increased x (x >
0.53) in the InxGal_xAs channel. 18 This latest trend
is particularly consequential, since HFETs with
InAs enriched channels have shown excellent
electron transport properties. 19
Airbridging and ion implantation have been uti-
lized in InGaAs HFET isolation. Airbridging is
complex, and implantation demands capital-
intensive tools. In this paper, we propose and
demonstrate a new, simpler technique by which
we selectively recess the exposed InGaAs channel
into the sidewall. The subsequently e-beamed
gate metallization does not enter this cavity and
remains isolated from the channel edge. This one-
step technique is self aligned to the mesa, requires
no additional masks, gate-length insensitive, and
works for mesas in all crystallographic directions
on the (100) surface.
The MBE grown heterostructure, lattice-matched
to S.I. InP, consists of (bottom to top) a 1000A
undoped In0 .52AI0.48As buffer layer, an Ino.53Gao.47As
channel consisting of a 100A undoped subchannel
and a 80A heavily Si doped (ND = 6 x 1018 cm - 3)
transport layer, a 300A undoped In0 .52AI0.48As gate
insulator layer, and an undoped 50A Ino.53Gao.47As
cap. For clarity in SEM imaging, an additional
heterostructure with a thicker In0 .53Ga0.47As
channel (120A doped and 300A undoped) was
processed along with the device sample.
Devices were fabricated by first chemically etching
a mesa down to the InP substrate using a
H2SO4:H20 2:H20 1:10:220 etch. Then, before
removing the mesa-level photoresist mask, the
wafer was dipped for 45 seconds into a SA:H 20 2
15 S.R. Bahl and J.A. del Alamo, "An In0.52Al0.48As/n+-InxGal_xAs Heterostructure Field-Effect Transistor with an
In-Enriched Channel," Proceedings of the Second International Conference on InP and Related Compounds,
Denver, Colorado, April 23-25, 1990, p. 100.
16 H.H. Wieder, "Fermi Level and Surface Barrier of Gaxlnl_,As Alloys," Appl. Phys. Lett. 38(3): 170-171 (1981).
17 Y-J. Chan, D. Pavlidis, and G-1. Ng, "The Influence of Gate-Feeder/Mesa-Edge Contacting on Sidegating Effects
in Ino.52AI0.48As/n+-In 0.53Ga0.47As Heterostructure FET's," IEEE Electron Dev. Lett. 12 (7): 360-362 (1991).
18 S.R. Bahl and J.A. del Alamo, "An In0.52Al. 48As/n+-InxGal_xAs Heterostructure Field-Effect Transistor with an
In-Enriched Channel," Proceedings of the Second International Conference on InP and Related Compounds,
Denver, Colorado, April 23-25, 1990, p. 100; S.R. Bahl, M.H. Leary, and J.A. del Alamo, "Mesa-Sidewall Gate-
Leakage in InAIAs/InGaAs Heterostructure Field-Effect Transistors," submitted for publication.
19 S.R. Bahl and J.A. del Alamo, "An In0 52Al0.48As/n+-InxGal _As Heterostructure Field-Effect Transistor with an
In-Enriched Channel," Proceedings of the Second International Conference on InP and Related Compounds,
Denver, Colorado, April 23-25, 1990, p. 100; U.K. Mishra, A.S. Brown, and S.E. Rosenbaum, "DC and RF Perfor-
mance of 0.1 /m Gate Length AI0.48 1n0. 52As-Ga0.381n0.6 2 As Pseudomorphic HEMT's," Proceedings of the Interna-
tional Electron Device Meeting, 1988. pp. 180-183.
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Figure 5. Three-dimensional perspective of an HFET
showing the mesa-sidewall gate-leakage path.
6:1 solution 20 to selectively etch the exposed
portion of the Ino.53Ga 0 .47As channel in a self-
aligned manner. The SA solution was prepared by
adding 1 liter H20 to 200 g. succinic acid with the
addition of ammonium hydroxide until the pH was
5.5. A planar selectivity of 23:1 was measured,
with the Ino.52Alo.48As etching at 25A/min. For ref-
erence, a portion of the wafer was masked during
this etch by coating with photoresist using a
Figure 6. Photograph of sidewall-leakage test diodes with 10,000 pm 2 area and sidewall overlap lengths of (left to
right) 600, 400, 200, and 0 pm.
20 T.P.E. Broekaert and C.G. Fonstad, "AlAs Etch-Stop Layers for InGaAsAs/InP Heterostructure Devices and Cir-
cuits," IEEE Trans. Electron Dev., forthcoming (1992).
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paintbrush. In this portion, mesa etching was per-
formed, but no selective sidewall-recessing was
carried out. For the ohmic contacts, 2000A of
AuGe and 600A of Ni were evaporated, lifted off,
and RTA alloyed at 3600 C. For the gate and pad,
300A of Ti, 300A of Pt, and 2000 A of Au were
e-beam evaporated and lifted off. This process
should be compatible with recessed-gate devices.
If the same etchant is used for gate-recessing, then
sidewall-recessing could be performed simultane-
ously.
To study sidewall-leakage, we fabricated special-
purpose heterojunction diodes with an active
Schottky area of 10,000 pm2. Gate-metal/mesa-
sidewall overlaps were created by etching grooves
through the active diode during mesa formation,
and then depositing gate metal on top. The ohmic
contact surrounds the gate region. Twelve diodes
were fabricated in each die, with sidewall-overlap
lengths, L,, of 0, 200, 400, and 600 /m, running in
each of [011], [001] and [011] crystallo-
graphic directions. Figure 6 shows a photograph
of the diode test structure with various sidewall-
overlap lengths along one selected crystallographic
direction.
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Figure 7. SEM photograph and explanatory sketch o
gate metal from the channel.
Figure 7 shows an SEM photograph and a sketch
of the finished heterostructure with 420
A Ino.53Gao.4 7As channel processed with the other
device samples. The presence of a sidewall cavity
is clearly revealed. This confirms the successful
action of the selective etchant. The overhang
formed by the InAIAs insulator prevents the gate
from contacting the channel edge.
Figure 8 shows the I-V characteristics of typical
heterojunction diodes from the non-sidewall-
recessed portion of the wafer with grooves along
the [011] direction. Both forward and reverse
diode currents increase with sidewall-overlap
length, as expected from the increase in contact
area. This unmistakably proves the existence of a
significant sidewall-leakage path. The figure
shows that sidewall-leakage plays a major role
from forward-bias till threshold ( - 0.82 V), when
the channel is depleted. We also find (not shown)
that sidewall- leakage depends on crystallographic
orientation as I1011] > I001 ] > I[011]. For
typical diodes with L. - 200 /m, I increases by
38% from [011] to [011] at V = -2 V.
In the sidewall-recessed portion of the wafer, both
sidewall-length and orientation dependence of the
diode current have disappeared. This is shown in
figure 9, a plot of the I-V characteristics of twelve
f the heterostructure sidewall, showing the isolation of the
diodes (one of each stripe and orientation) from
the sidewall isolated portion of the wafer. All
reverse characteristics are tightly clustered and
randomly distributed around the baseline area
leakage characteristic observed for zero overlap
length in figure 8. The absence of orientation and
overlap length dependence confirms that sidewall-
leakage has been completely eliminated for all
crystallographic orientations.
1.5 -
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Figure 8. I-V characteristics of test diodes without
sidewall recessing,_as a function of sidewall overlap
length along the [011] direction on the wafer surface.
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Figure 9. I-V characteristics of test diodes with
sidewall recessing, for different orientations and
sidewall overlap lengths.
On the same wafer, we have also fabricated HFETs
with nominal gate length, Lg, and width, Wg, of 1
ym and 30 m respectively. Figure 10 shows the
impact of sidewall isolation on the gate character-
istics. Sidewall isolation results in lower gate-
leakage current, a larger gate turn-on voltage, and
an increased breakdown voltage. The complete
elimination of sidewall-leakage in HFETs was con-
firmed by the disappearance in orientation depend-
ence of the subthreshold current (not shown) at
several gate-lengths.
In conclusion, a simple self-aligned technique for
eliminating mesa-sidewall gate-leakage has been
developed. This technique uses selective etching
to etch the exposed part of the InGaAs channel
into the mesa-sidewall, creating a cavity to isolate
the channel from the gate. Measurements on spe-
cially designed diodes have shown complete elimi-
nation of sidewall-leakage. This process should be
useful for any kind of heterostructure in the
InAIAs/InGaAs system.
Figure 10. Gate-diode characteristics of HFETs, with
and without sidewall isolation, for Lg = 1 um and mesa
sidewall along [011].
2.2.2 Doubly Strained
InAIAs/n+-InGaAs HFET
In this section, we pull together all the knowledge
developed over the last three years on
InAIAs/n+-InGaAs MIDFETs and present an ori-
ginal device design that features for the first time:
(1) complete elimination of sidewall leakage, (2)
an optimized channel doping level, and (3) high
electron confinement by using a strained
(AlAs-rich) insulator and a quantized and strained
(InAs-rich) channel. The resulting device, though
moderate in Lg, displays unprecedented power
handling capabilities.
The MBE grown HFET (figure 11) on S.I. InP
consists of (bottom to top), a 1000A In0.52A10.48As
buffer, a 75A In0.53Ga0 47As subchannel, a 100
A n+-InxGal_,As channel, a 300A In0 41Al0.59As
strained insulator, and a 50A In0 .53Gao.47As cap.
The insulator thickness and mole fraction were
chosen to avoid misfit dislocations while providing
maximum conduction band discontinuity. The
subchannel thickness was chosen to introduce
electron quantization and increase Eg in the
channel without significantly degrading current
driving capability. The impact of channel doping
was examined by growing three wafers with lattice
matched (x = 0.53) channels nominally doped to
4, 6, and 8 x 1018 cm- 3 . From power consider-
ations, as indicated below, an optimum doping
level of 6 x 1018 cm - 3 was selected. This is the
doping at which the InAs-rich channel (x=0.65)
device was grown.
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Figure 11. Cross-section of doubly-strained device
structure.
Devices (see sketch in figure 11) were processed
by mesa etching, sidewall isolation etching, RTA
alloying of lifted-off Ge/Au/Ni ohmic contacts,
and lifting-off Ti/Pt/Au gates and pads. Sidewall
isolation was done by selectively etching the
InGaAs channel edge into the sidewall to create a
cavity. Gate-metal running up the mesa sidewall
does not enter the cavity, and therefore does not
contact the channel edge. Measurements are
reported for 1.9 jm gate length (Lg) HFETs. All
DC measurements are averaged over several
devices.
In our x=0.53 channel devices, higher channel
doping results in higher ID(max), but lower
VB. ID(max) for dopings of 4, 6, and 8 x 1018 cm - 3
is respectively 117, 220, and 371 mA/mm. VB is
21.1, 15.6, and 5.3 V, giving an ID(max) X VB
product of 2.5, 3.4, and 2.0 W/mm respectively. ft
and fmax also increase with doping. ft is 9.2, 11.3,
and 12.8 GHz, and fmax is 34, 42, and 68 GHz,
respectively.
AuGeNi
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Figure 12. I-V characteristics of x=0.65 HFET.
For our doubly-strained InAs-rich (x=0.65)
channel device, we found
gm(peak) = 201 mS/mm, and ID(max) = 276 mA/mm(figure 12). ft was 14.9 GHz and fmax 101 GHz
(figure 13). This gives an effective electron
velocity of 1.8 x 107 cm/sec for our 1.9 ym L,,
comparable to values obtained in MODFETs of
similar Lg 's. The high fmax is a consequence of
low gd (0.9 mS/mm at peak ft) as this device is
now able to enter accumulation at Vgs 2 0 V. The
voltage gain at peak ft is 150. The average VB was
12.8 V (figure 14). This results in an average
ID X VB product of 3.5 W/mm. Devices capable of
handling as much as ID x VB = 4 W/mm were
obtained. These values represent an improvement
over similar gate length MODFETs of 2 to 3 times.
High electron confinement and reduced gate
leakage in these HFETs are instrumental in
obtaining these values.
In conclusion, in the pursuit of high-power
InAIAs/InGaAs HFETs, we have combined for the
first time in a single device, an optimized heavily-
doped channel, an AlAs enriched insulator, an
InAs enriched channel, channel quantization, and
mesa-sidewall leakage elimination. We have
thereby been able to fabricate a high-voltage,
high-current device with excellent microwave
characteristics. Scaled down versions of this
device are very promising for high-power micro-
wave and photonics applications.
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Figure 14. Reverse Ig vs. Vgs characteristics for typical
HFETs showing that our improvements have mitigated
the degradation in VB for x=0.65 (Wg = 30ym).
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